mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-17 20:55:45 +00:00
opt_expr: cleanup
This commit is contained in:
parent
5cdb189ea0
commit
b594196a48
1 changed files with 1 additions and 4 deletions
|
|
@ -618,11 +618,8 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
|
|||
log_abort();
|
||||
}
|
||||
|
||||
auto port_a = ID::A;
|
||||
if (!sig_a.wire) {
|
||||
if (!sig_a.wire)
|
||||
std::swap(sig_a, sig_b);
|
||||
port_a = ID::B;
|
||||
}
|
||||
if (sig_b == State::S0 || sig_b == State::S1) {
|
||||
if (cell->type.in(ID($xor), ID($_XOR_))) {
|
||||
if (sig_b == State::S0) {
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue