mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-12 00:53:26 +00:00
kernel: optimise Module::remove(const pool<RTLIL::Wire*>()
This commit is contained in:
parent
a076052fe4
commit
b567f03c26
2 changed files with 9 additions and 10 deletions
|
@ -758,6 +758,10 @@ private:
|
|||
unpack();
|
||||
}
|
||||
|
||||
// Only used by Module::remove(const pool<Wire*> &wires)
|
||||
// but cannot be more specific as it isn't yet declared
|
||||
friend struct RTLIL::Module;
|
||||
|
||||
public:
|
||||
SigSpec();
|
||||
SigSpec(const RTLIL::SigSpec &other);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue