mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 20:47:53 +00:00
Code Activity

Add FFs and related tests

Browse source
This commit is contained in:
Lofty 2024-03-01 10:55:54 +01:00 • committed by Miodrag Milanovic
parent b4a17cccc3
commit b4e9bb0d85
7 changed files with 187 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

35
tests/arch/nanoxplore/latches.ys Normal file
View file

@ -0,0 +1,35 @@
read_verilog ../common/latches.v
design -save read
hierarchy -top latchp
proc
# Can't run any sort of equivalence check because latches are blown to LUTs
synth_nanoxplore
cd latchp # Constrain all select calls below inside the top module
select -assert-count 1 t:NX_DFF
select -assert-none t:NX_DFF %% t:* %D
design -load read
hierarchy -top latchn
proc
# Can't run any sort of equivalence check because latches are blown to LUTs
synth_nanoxplore
cd latchn # Constrain all select calls below inside the top module
select -assert-count 1 t:NX_LUT
select -assert-count 1 t:NX_DFF
select -assert-none t:NX_LUT t:NX_DFF %% t:* %D
design -load read
hierarchy -top latchsr
proc
# Can't run any sort of equivalence check because latches are blown to LUTs
synth_nanoxplore
cd latchsr # Constrain all select calls below inside the top module
select -assert-count 2 t:NX_LUT
select -assert-count 1 t:NX_DFF
select -assert-none t:NX_LUT t:NX_DFF %% t:* %D