mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
parent
c39ebe6ae0
commit
b4a4cb081d
2 changed files with 37 additions and 1 deletions
15
tests/techmap/bug2321.ys
Normal file
15
tests/techmap/bug2321.ys
Normal file
|
@ -0,0 +1,15 @@
|
|||
read_verilog <<EOT
|
||||
module m (input i, output o);
|
||||
wire [1023:0] _TECHMAP_DO_00_ = "CONSTMAP; ";
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
design -stash map
|
||||
|
||||
read_verilog <<EOT
|
||||
module top(output o);
|
||||
m m (.o(o), .i(o));
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
techmap -map %map
|
Loading…
Add table
Add a link
Reference in a new issue