mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 22:23:23 +00:00
Code Activity

Fixed techmap of $gt and $ge with multi-bit outputs

Browse source
This commit is contained in:
Clifford Wolf 2013-11-06 22:59:45 +01:00
parent f485962c5e
commit b41740060b
1 changed files with 14 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

16
techlibs/common/stdcells.v
View file

@ -855,9 +855,15 @@ output [Y_WIDTH-1:0] Y;
) ge_via_le ( ) ge_via_le (
.A(B), .A(B),
.B(A), .B(A),
.Y(Y) .Y(Y[0])
); );
generate
if (Y_WIDTH > 1) begin:V
assign Y[Y_WIDTH-1:1] = 0;
end
endgenerate
endmodule endmodule
// -------------------------------------------------------- // --------------------------------------------------------
@ -882,9 +888,15 @@ output [Y_WIDTH-1:0] Y;
) gt_via_lt ( ) gt_via_lt (
.A(B), .A(B),
.B(A), .B(A),
.Y(Y) .Y(Y[0])
); );
generate
if (Y_WIDTH > 1) begin:V
assign Y[Y_WIDTH-1:1] = 0;
end
endgenerate
endmodule endmodule
// -------------------------------------------------------- // --------------------------------------------------------