mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Fix handling of empty cell port assignments (i.e. ignore them)

Browse source
This commit is contained in:
Clifford Wolf 2017-07-21 19:32:31 +02:00
parent 36cf18ac4c
commit b3bc7068d1
2 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/techmap/techmap.cc
View file

@ -247,6 +247,9 @@ struct TechmapWorker
continue;
}
if (GetSize(it.second) == 0)
continue;
RTLIL::Wire *w = tpl->wires_.at(portname);
RTLIL::SigSig c, extra_connect;