mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 13:23:40 +00:00
Code Activity

Fix tests/opt/opt_rmdff

Browse source 
This only passed before because "prep" was also running opt_rmdff

Signed-off-by: Claire Wolf <claire@symbioticeda.com>
This commit is contained in:
Claire Wolf 2020-06-09 19:14:36 +02:00
parent 0bd70e8222
commit b3b515087d
2 changed files with 29 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

25
tests/opt/opt_rmdff.ys
View file

@ -1,6 +1,7 @@
read_verilog -icells opt_rmdff.v
prep
design -stash gold
read_verilog -icells opt_rmdff.v
proc
opt_rmdff
@ -14,13 +15,19 @@ design -stash gate
design -import gold -as gold
design -import gate -as gate
equiv_make gold gate equiv
hierarchy -top equiv
equiv_simple -undef
equiv_status -assert
cd gold
# fix up the "EN is don't care" cases, so that the gold output can't
# become defined by using the properties of an undefined enable. (Both
# remove6 and remove15 have active-low enables.)
connect -port remove6 EN 1'b1
connect -port remove15 E 1'b1
cd ..
#design -load gold
#stat
#
#design -load gate
#stat
dff2dffe -unmap
clk2fflogic
opt_clean
miter -equiv -ignore_gold_x -make_assert -make_outputs -make_outcmp -flatten gold gate miter
hierarchy -top miter
sat -verify -prove-asserts -enable_undef -set-init-undef -seq 10 -show-public miter