mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Another vloghammer related bugfix
This commit is contained in:
		
							parent
							
								
									a9fefc6ce1
								
							
						
					
					
						commit
						b380c8c790
					
				
					 2 changed files with 8 additions and 1 deletions
				
			
		| 
						 | 
					@ -836,7 +836,7 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
 | 
				
			||||||
	case AST_TO_SIGNED:
 | 
						case AST_TO_SIGNED:
 | 
				
			||||||
	case AST_TO_UNSIGNED: {
 | 
						case AST_TO_UNSIGNED: {
 | 
				
			||||||
			RTLIL::SigSpec sig = children[0]->genRTLIL();
 | 
								RTLIL::SigSpec sig = children[0]->genRTLIL();
 | 
				
			||||||
			is_signed = type == AST_TO_SIGNED;
 | 
								is_signed = sign_hint;
 | 
				
			||||||
			return sig;
 | 
								return sig;
 | 
				
			||||||
	}
 | 
						}
 | 
				
			||||||
 | 
					
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
| 
						 | 
					@ -50,3 +50,10 @@ module test07(a, b, y);
 | 
				
			||||||
  assign y = 2'b11 != a+b;
 | 
					  assign y = 2'b11 != a+b;
 | 
				
			||||||
endmodule
 | 
					endmodule
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					module test08(a, b, y);
 | 
				
			||||||
 | 
					  input [1:0] a;
 | 
				
			||||||
 | 
					  input [1:0] b;
 | 
				
			||||||
 | 
					  output y;
 | 
				
			||||||
 | 
					  assign y = a == ($signed(b) >>> 1);
 | 
				
			||||||
 | 
					endmodule
 | 
				
			||||||
 | 
					
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue