mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00
Code Activity

Merge pull request #3957 from YosysHQ/ver_def_param

Browse source 
Verific: add default parameters to modules
This commit is contained in:
Miodrag Milanović 2023-09-27 17:37:58 +02:00 committed by GitHub
parent d510a5fcde f193ebdded
commit b35ea8f896
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
frontends/verific/verific.cc
View file

@ -1275,9 +1275,16 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
log("Importing module %s.\n", RTLIL::id2cstr(module->name));
}
import_attributes(module->attributes, nl, nl);
const char *param_name ;
const char *param_value ;
MapIter mi;
FOREACH_PARAMETER_OF_NETLIST(nl, mi, param_name, param_value) {
module->avail_parameters(RTLIL::escape_id(param_name));
module->parameter_default_values[RTLIL::escape_id(param_name)] = verific_const(param_value);
}
SetIter si;
MapIter mi, mi2;
MapIter mi2;
Port *port;
PortBus *portbus;
Net *net;