mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 03:10:26 +00:00
Code Activity

Completed ngspice digital example with verilog tb

Browse source
This commit is contained in:
Uros Platise 2016-03-05 08:34:05 +01:00
parent b0ac32bc03
commit b34385ec92
5 changed files with 76 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

12
examples/cmos/README Normal file
View file

@ -0,0 +1,12 @@
In this directory you will find out, how to generate a spice output
operating in two modes, analog or event-driven mode supported by ngspice
xspice sub-module.
Each test bench can be run separately by either running:
- testbench.sh, to start analog simulation or
- testbench_digital.sh for mixed-signal digital simulation.
The later case also includes pure verilog simulation using the iverilog
and gtkwave to represent the results.