mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 18:06:16 +00:00
Code Activity

SigSpec::extend_u0() to return *this

Browse source
This commit is contained in:
Eddie Hung 2019-07-15 16:23:12 -07:00
parent 5f00d335d4
commit b29f26f6c7
2 changed files with 3 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil.cc
View file

@ -3426,7 +3426,7 @@ void RTLIL::SigSpec::append_bit(const RTLIL::SigBit &bit)
check(); check();
} }
void RTLIL::SigSpec::extend_u0(int width, bool is_signed) RTLIL::SigSpec& RTLIL::SigSpec::extend_u0(int width, bool is_signed)
{ {
cover("kernel.rtlil.sigspec.extend_u0"); cover("kernel.rtlil.sigspec.extend_u0");
@ -3443,6 +3443,7 @@ void RTLIL::SigSpec::extend_u0(int width, bool is_signed)
append(padding); append(padding);
} }
return *this;
} }
RTLIL::SigSpec RTLIL::SigSpec::repeat(int num) const RTLIL::SigSpec RTLIL::SigSpec::repeat(int num) const

2
kernel/rtlil.h
View file

@ -776,7 +776,7 @@ public:
void append(const RTLIL::SigSpec &signal); void append(const RTLIL::SigSpec &signal);
void append_bit(const RTLIL::SigBit &bit); void append_bit(const RTLIL::SigBit &bit);
void extend_u0(int width, bool is_signed = false); RTLIL::SigSpec& extend_u0(int width, bool is_signed = false);
RTLIL::SigSpec repeat(int num) const; RTLIL::SigSpec repeat(int num) const;