mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Improve igloo2 example
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
		
							parent
							
								
									e22afeae90
								
							
						
					
					
						commit
						b1b9edf5cc
					
				
					 1 changed files with 3 additions and 2 deletions
				
			
		|  | @ -24,13 +24,14 @@ module example ( | ||||||
| 
 | 
 | ||||||
| 	assign {LED1, LED2, LED3, LED4} = outcnt ^ (outcnt >> 1); | 	assign {LED1, LED2, LED3, LED4} = outcnt ^ (outcnt >> 1); | ||||||
| 
 | 
 | ||||||
|  | 	// assign CA = counter[10]; | ||||||
| 	// seg7enc seg7encinst ( | 	// seg7enc seg7encinst ( | ||||||
| 	// 	.seg({AA, AB, AC, AD, AE, AF, AG}), | 	// 	.seg({AA, AB, AC, AD, AE, AF, AG}), | ||||||
| 	// 	.dat(CA ? outcnt[3:0] : outcnt[7:4]) | 	// 	.dat(CA ? outcnt[3:0] : outcnt[7:4]) | ||||||
| 	// ); | 	// ); | ||||||
| 
 | 
 | ||||||
| 	assign {AA, AB, AC, AD, AE, AF, AG} = ~(7'b 100_0000 >> outcnt[7:4]); | 	assign {AA, AB, AC, AD, AE, AF, AG} = ~(7'b 100_0000 >> outcnt[6:4]); | ||||||
| 	assign CA = counter[10]; | 	assign CA = outcnt[7]; | ||||||
| endmodule | endmodule | ||||||
| 
 | 
 | ||||||
| module seg7enc ( | module seg7enc ( | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue