mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

clkpart -unpart into 'finalize'

Browse source
This commit is contained in:
Eddie Hung 2019-11-28 12:59:43 -08:00
parent a26c52394f
commit b1ab7c16c4
1 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
techlibs/xilinx/synth_xilinx.cc
View file

@ -538,16 +538,14 @@ struct SynthXilinxPass : public ScriptPass
else else
abc9_opts += " -lut +/xilinx/abc9_xc7.lut"; abc9_opts += " -lut +/xilinx/abc9_xc7.lut";
run("abc9" + abc9_opts); run("abc9" + abc9_opts);
run("clean");
run("clkpart -unpart clkpart");
} }
else { else {
if (nowidelut) if (nowidelut)
run("abc -luts 2:2,3,6:5" + string(retime ? " -dff" : "")); run("abc -luts 2:2,3,6:5" + string(retime ? " -dff" : ""));
else else
run("abc -luts 2:2,3,6:5,10,20" + string(retime ? " -dff" : "")); run("abc -luts 2:2,3,6:5,10,20" + string(retime ? " -dff" : ""));
run("clean");
} }
run("clean");
// This shregmap call infers fixed length shift registers after abc // This shregmap call infers fixed length shift registers after abc
// has performed any necessary retiming // has performed any necessary retiming
@ -564,6 +562,9 @@ struct SynthXilinxPass : public ScriptPass
} }
if (check_label("finalize")) { if (check_label("finalize")) {
if (help_mode || abc9)
run("clkpart -unpart clkpart", "(only if 'abc9')");
bool do_iopad = iopad || (ise && !noiopad); bool do_iopad = iopad || (ise && !noiopad);
if (help_mode || !noclkbuf) { if (help_mode || !noclkbuf) {
if (help_mode || do_iopad) if (help_mode || do_iopad)