3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-25 18:15:34 +00:00

Added Xilinx MUXF7 and MUXF8 support

This commit is contained in:
Clifford Wolf 2015-01-15 13:50:04 +01:00
parent 2e36faeced
commit b197279f3c
2 changed files with 30 additions and 2 deletions

View file

@ -75,7 +75,7 @@ struct SynthXilinxPass : public Pass {
log(" synth -run fine\n");
log("\n");
log(" map_luts:\n");
log(" abc -lut 6\n");
log(" abc -lut 6:8\n");
log(" clean\n");
log("\n");
log(" map_cells:\n");
@ -147,7 +147,7 @@ struct SynthXilinxPass : public Pass {
if (check_label(active, run_from, run_to, "map_luts"))
{
Pass::call(design, "abc -lut 6");
Pass::call(design, "abc -lut 6:8");
Pass::call(design, "clean");
}