3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00

Added "make PRETTY=1"

This commit is contained in:
Clifford Wolf 2014-07-24 17:15:01 +02:00
parent 2f54345cff
commit b17d6531c8
6 changed files with 54 additions and 36 deletions

View file

@ -10,11 +10,11 @@ OBJS += passes/techmap/extract.o
GENFILES += passes/techmap/stdcells.inc
passes/techmap/stdcells.inc: techlibs/common/stdcells.v
echo "// autogenerated from $<" > $@.new
echo "static char stdcells_code[] = {" >> $@.new
od -v -td1 -An $< | $(SED) -e 's/[0-9][0-9]*/&,/g' >> $@.new
echo "0};" >> $@.new
mv $@.new $@
$(P) echo "// autogenerated from $<" > $@.new
$(Q) echo "static char stdcells_code[] = {" >> $@.new
$(Q) od -v -td1 -An $< | $(SED) -e 's/[0-9][0-9]*/&,/g' >> $@.new
$(Q) echo "0};" >> $@.new
$(Q) mv $@.new $@
passes/techmap/techmap.o: passes/techmap/stdcells.inc
@ -22,5 +22,5 @@ TARGETS += yosys-filterlib
GENFILES += passes/techmap/filterlib.o
yosys-filterlib: passes/techmap/filterlib.o
$(CXX) -o yosys-filterlib $(LDFLAGS) $^ $(LDLIBS)
$(P) $(CXX) -o yosys-filterlib $(LDFLAGS) $^ $(LDLIBS)