3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-12 17:06:15 +00:00

cellmatch: Rename the special design to $cellmatch

This commit is contained in:
Martin Povišer 2024-04-13 17:20:32 +02:00 committed by Emil J. Tywoniak
parent 913bc87c44
commit b143e5678f
2 changed files with 3 additions and 3 deletions

View file

@ -61,7 +61,7 @@ prep
cellmatch -lib gatelib FA A:gate
design -save gold
techmap -map %$cellmatch_map
techmap -map %$cellmatch
design -save gate
select -assert-none ripple_carry/t:FA