mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-14 13:41:27 +00:00
Code Activity

Support importing verilog configurations using Verific

Browse source
This commit is contained in:
Miodrag Milanovic 2022-11-25 13:02:11 +01:00
parent fc2f622a27
commit b0be19c126
3 changed files with 40 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.h
View file

@ -26,7 +26,7 @@ YOSYS_NAMESPACE_BEGIN
extern int verific_verbose;
extern bool verific_import_pending;
extern void verific_import(Design *design, const std::map<std::string,std::string> &parameters, std::string top = std::string());
extern std::string verific_import(Design *design, const std::map<std::string,std::string> &parameters, std::string top = std::string());
extern pool<int> verific_sva_prims;