mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
backends/rtlil: Do not shorten a value with z bits to 'x
This commit is contained in:
parent
541fdffff2
commit
b08a880704
4 changed files with 22 additions and 1 deletions
9
tests/various/rtlil_z_bits.ys
Normal file
9
tests/various/rtlil_z_bits.ys
Normal file
|
@ -0,0 +1,9 @@
|
|||
! mkdir -p temp
|
||||
read_rtlil <<EOT
|
||||
module \test
|
||||
wire output 1 \a
|
||||
connect \a 1'z
|
||||
end
|
||||
EOT
|
||||
write_rtlil temp/rtlil_z_bits.il
|
||||
! grep -F -q "connect \\a 1'z" temp/rtlil_z_bits.il
|
Loading…
Add table
Add a link
Reference in a new issue