mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Added RTLIL::Module::connect(const RTLIL::SigSig&)

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 14:31:47 +02:00
parent 027819c7e8
commit b03aec6e32
2 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.h
View file

@ -288,6 +288,7 @@ struct RTLIL::Module
virtual void check();
virtual void optimize();
void connect(const RTLIL::SigSig &conn);
void connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs);
void fixup_ports();