mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Added RTLIL::Module::connect(const RTLIL::SigSig&)

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 14:31:47 +02:00
parent 027819c7e8
commit b03aec6e32
2 changed files with 6 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/rtlil.cc
View file

@ -873,6 +873,11 @@ static bool fixup_ports_compare(const RTLIL::Wire *a, const RTLIL::Wire *b)
return a->port_id < b->port_id;
}
void RTLIL::Module::connect(const RTLIL::SigSig &conn)
{
connections_.push_back(conn);
}
void RTLIL::Module::connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs)
{
connections_.push_back(RTLIL::SigSig(lhs, rhs));