mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-17 16:52:16 +00:00
Code Activity

intel_alm: DSP inference

Browse source
This commit is contained in:
Dan Ravensloft 2020-04-25 17:25:59 +01:00 • committed by Marcelina Kościelnicka
parent 01772dec8c
commit b004f09018
7 changed files with 209 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

35
techlibs/intel_alm/common/dsp_sim.v Normal file
View file

@ -0,0 +1,35 @@
(* abc9_box *)
module MISTRAL_MUL27x27(input [26:0] A, input [26:0] B, output [53:0] Y);
specify
(A *> Y) = 4057;
(B *> Y) = 4057;
endspecify
assign Y = $signed(A) * $signed(B);
endmodule
(* abc9_box *)
module MISTRAL_MUL18X18(input [17:0] A, input [17:0] B, output [35:0] Y);
specify
(A *> Y) = 4057;
(B *> Y) = 4057;
endspecify
assign Y = $signed(A) * $signed(B);
endmodule
(* abc9_box *)
module MISTRAL_MUL9X9(input [8:0] A, input [8:0] B, output [17:0] Y);
specify
(A *> Y) = 4057;
(B *> Y) = 4057;
endspecify
assign Y = $signed(A) * $signed(B);
endmodule