mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
Minor tidying
This commit is contained in:
parent
8ade2182b0
commit
afc25afaf9
|
@ -276,7 +276,7 @@ Interactive navigation
|
||||||
$procmux$5
|
$procmux$5
|
||||||
|
|
||||||
.. code-block:: RTLIL
|
.. code-block:: RTLIL
|
||||||
:caption: Output of ``dump \$2`` using the design from :numref:`example_src`
|
:caption: Output of ``dump $2`` using the design from :numref:`example_src`
|
||||||
and :numref:`example_out`
|
and :numref:`example_out`
|
||||||
:name: dump2
|
:name: dump2
|
||||||
|
|
||||||
|
@ -474,7 +474,7 @@ has no effect anymore.
|
||||||
:class: width-helper
|
:class: width-helper
|
||||||
:name: select_prod
|
:name: select_prod
|
||||||
|
|
||||||
Objects selected by ``select prod \%ci...``
|
Objects selected by ``select prod %ci...``
|
||||||
|
|
||||||
In most cases there are certain cell types and/or ports that should not be
|
In most cases there are certain cell types and/or ports that should not be
|
||||||
considered for the ``%ci`` action, or we only want to follow certain cell types
|
considered for the ``%ci`` action, or we only want to follow certain cell types
|
||||||
|
@ -541,7 +541,7 @@ Or we could decide to tell the ``%ci`` action to not follow the ``CLK`` input:
|
||||||
:class: width-helper
|
:class: width-helper
|
||||||
:name: memdemo_01
|
:name: memdemo_01
|
||||||
|
|
||||||
Output of ``show y \%ci2:+\$dff[Q,D] \%ci*:-\$mux[S]:-\$dff``
|
Output of ``show y %ci2:+$dff[Q,D] %ci*:-$mux[S]:-$dff``
|
||||||
|
|
||||||
Next we would investigate the next logic level by adding another ``%ci2`` to
|
Next we would investigate the next logic level by adding another ``%ci2`` to
|
||||||
the command:
|
the command:
|
||||||
|
|
|
@ -1,4 +1,4 @@
|
||||||
Typical Phases of a Synthesis Flow
|
Typical phases of a synthesis flow
|
||||||
----------------------------------
|
----------------------------------
|
||||||
|
|
||||||
.. TODO: copypaste
|
.. TODO: copypaste
|
||||||
|
|
Loading…
Reference in a new issue