mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 20:38:44 +00:00
Code Activity

Misspell

Browse source
This commit is contained in:
Eddie Hung 2019-03-14 09:06:56 -07:00
parent 8af9979aab
commit af5706c2a3
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View file

@ -262,7 +262,7 @@ struct SynthXilinxPass : public Pass
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");
}
Pass::call(design, "shregmap -initt -params -enpol any_or_none");
Pass::call(design, "shregmap -init -params -enpol any_or_none");
Pass::call(design, "techmap -map +/xilinx/ff_map.v");
Pass::call(design, "opt -fast");
}