mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-02 08:10:46 +00:00
Code Activity

Tests for ram_style = "huge"

Browse source 
iCE40 SPRAM and Xilinx URAM
This commit is contained in:
KrystalDelusion 2022-07-07 10:27:54 +12:00
parent de2f140c09
commit af1b9c9e07
4 changed files with 219 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

22
tests/arch/ice40/spram.v Normal file
View file

@ -0,0 +1,22 @@
module top (clk, write_enable, read_enable, write_data, addr, read_data);
parameter DATA_WIDTH = 8;
parameter ADDR_WIDTH = 8;
parameter SKIP_RDEN = 1;
input clk;
input write_enable, read_enable;
input [DATA_WIDTH - 1 : 0] write_data;
input [ADDR_WIDTH - 1 : 0] addr;
output [DATA_WIDTH - 1 : 0] read_data;
(* ram_style = "huge" *)
reg [DATA_WIDTH - 1 : 0] mem [2**ADDR_WIDTH - 1 : 0];
always @(posedge clk) begin
if (write_enable)
mem[addr] <= write_data;
else if (SKIP_RDEN || read_enable)
read_data <= mem[addr];
end
endmodule