mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 03:10:26 +00:00
Code Activity

Address SigBit/SigSpec confusion issues under c++20

Browse source
This commit is contained in:
Martin Povišer 2024-02-08 17:46:00 +01:00
parent 0cdd4273b4
commit af1a5cfeb9
9 changed files with 19 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/pmgen/ice40_dsp.pmg
View file

@ -346,7 +346,7 @@ endmatch
code argQ argD
{
if (clock != SigBit()) {
if (port(ff, \CLK) != clock)
if (port(ff, \CLK)[0] != clock)
reject;
if (param(ff, \CLK_POLARITY).as_bool() != clock_pol)
reject;
@ -393,7 +393,7 @@ endmatch
code argQ
if (ff) {
if (clock != SigBit()) {
if (port(ff, \CLK) != clock)
if (port(ff, \CLK)[0] != clock)
reject;
if (param(ff, \CLK_POLARITY).as_bool() != clock_pol)
reject;