mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Added $lcu cell type

Browse source
This commit is contained in:
Clifford Wolf 2014-09-08 13:28:23 +02:00
parent 48b00dccea
commit af0c8873bb
8 changed files with 142 additions and 76 deletions
Download patch file Download diff file Expand all files Collapse all files

14
kernel/rtlil.cc
View file

@ -630,6 +630,15 @@ namespace {
return;
}
if (cell->type == "$lcu") {
port("\\P", param("\\WIDTH"));
port("\\G", param("\\WIDTH"));
port("\\CI", 1);
port("\\CO", param("\\WIDTH"));
check_expected();
return;
}
if (cell->type == "$alu") {
param_bool("\\A_SIGNED");
param_bool("\\B_SIGNED");
@ -1808,6 +1817,11 @@ void RTLIL::Cell::fixup_parameters(bool set_a_signed, bool set_b_signed)
return;
}
if (type == "$lcu") {
parameters["\\WIDTH"] = SIZE(connections_["\\CO"]);
return;
}
bool signedness_ab = !type.in("$slice", "$concat", "$macc");
if (connections_.count("\\A")) {