mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-04 18:30:25 +00:00
parent
2d573a0ff6
commit
aee439360b
43 changed files with 258 additions and 27 deletions
|
@ -3,6 +3,7 @@ module \$__COUNT_ (CE, CLK, OUT, POUT, RST, UP);
|
|||
input wire CE;
|
||||
input wire CLK;
|
||||
output wire OUT;
|
||||
(* force_downto *)
|
||||
output wire[WIDTH-1:0] POUT;
|
||||
input wire RST;
|
||||
input wire UP;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue