mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-17 16:52:16 +00:00
parent
2d573a0ff6
commit
aee439360b
43 changed files with 258 additions and 27 deletions
|
@ -4,7 +4,9 @@ module dff2ff (CLK, D, Q);
|
|||
parameter CLK_POLARITY = 1;
|
||||
|
||||
input CLK;
|
||||
(* force_downto *)
|
||||
input [WIDTH-1:0] D;
|
||||
(* force_downto *)
|
||||
output reg [WIDTH-1:0] Q;
|
||||
|
||||
wire [1023:0] _TECHMAP_DO_ = "proc;;";
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue