mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-05 10:50:25 +00:00
parent
2d573a0ff6
commit
aee439360b
43 changed files with 258 additions and 27 deletions
|
@ -6,8 +6,11 @@ module adff2dff (CLK, ARST, D, Q);
|
|||
parameter ARST_VALUE = 0;
|
||||
|
||||
input CLK, ARST;
|
||||
(* force_downto *)
|
||||
input [WIDTH-1:0] D;
|
||||
(* force_downto *)
|
||||
output reg [WIDTH-1:0] Q;
|
||||
(* force_downto *)
|
||||
wire reg [WIDTH-1:0] NEXT_Q;
|
||||
|
||||
wire [1023:0] _TECHMAP_DO_ = "proc;;";
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue