3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-24 20:16:01 +00:00

Progress in presentation

This commit is contained in:
Clifford Wolf 2014-02-16 14:32:56 +01:00
parent 9c29969bbc
commit aeb36b0b8b
6 changed files with 74 additions and 3 deletions

View file

@ -0,0 +1,6 @@
read_verilog sym_mul_test.v
hierarchy -check -top test
techmap -map sym_mul_map.v;;
show -prefix sym_mul -format pdf -notitle -lib sym_mul_cells.v