3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-29 23:33:40 +00:00

rtlil: add dump_sigmap for hacky signorm debugging

This commit is contained in:
Emil J. Tywoniak 2026-03-12 22:13:21 +01:00
parent e7a97360a8
commit ae946a598c
2 changed files with 20 additions and 0 deletions

View file

@ -1753,6 +1753,7 @@ public:
pool<RTLIL::Cell *> pending_deleted_cells;
dict<RTLIL::Wire *, pool<RTLIL::Cell *>> buf_norm_connect_index;
void bufNormalize();
void dump_sigmap();
protected:
SigNormIndex *sig_norm_index = nullptr;