3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-15 11:45:41 +00:00

Fix wreduce speed more

This commit is contained in:
Akash Levy 2025-09-27 17:59:25 -07:00
parent f7dbfcb278
commit ae2ed5e82a
2 changed files with 14 additions and 0 deletions

View file

@ -78,6 +78,7 @@ struct ModIndex : public RTLIL::Monitor
SigMap sigmap;
RTLIL::Module *module;
std::map<RTLIL::SigBit, SigBitInfo> database;
int reload_counter;
int auto_reload_counter;
bool auto_reload_module;
@ -106,6 +107,10 @@ struct ModIndex : public RTLIL::Monitor
void reload_module(bool reset_sigmap = true)
{
reload_counter++;
if (reload_counter % 10 == 0)
log_warning("ModIndex::reload_module() called %d times.\n", reload_counter);
if (reset_sigmap) {
sigmap.clear();
sigmap.set(module);
@ -231,6 +236,7 @@ struct ModIndex : public RTLIL::Monitor
ModIndex(RTLIL::Module *_m) : sigmap(_m), module(_m)
{
reload_counter = 0;
auto_reload_counter = 0;
auto_reload_module = true;
module->monitors.insert(this);