mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
Code Activity

Fixed opt_clean handling of inout ports

Browse source
This commit is contained in:
Clifford Wolf 2015-08-16 09:50:17 +02:00
parent b659ffb457
commit ae09c89f62
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/opt_clean.cc
View file

@ -90,7 +90,7 @@ void rmunused_module_cells(Module *module, bool verbose)
for (auto &it : module->cells_) { for (auto &it : module->cells_) {
Cell *cell = it.second; Cell *cell = it.second;
for (auto &it2 : cell->connections()) { for (auto &it2 : cell->connections()) {
if (!ct_all.cell_input(cell->type, it2.first)) if (!ct_all.cell_known(cell->type) || ct_all.cell_output(cell->type, it2.first))
for (auto bit : sigmap(it2.second)) for (auto bit : sigmap(it2.second))
if (bit.wire != nullptr) if (bit.wire != nullptr)
wire2driver[bit].insert(cell); wire2driver[bit].insert(cell);
@ -115,7 +115,7 @@ void rmunused_module_cells(Module *module, bool verbose)
pool<SigBit> bits; pool<SigBit> bits;
for (auto cell : queue) for (auto cell : queue)
for (auto &it : cell->connections()) for (auto &it : cell->connections())
if (!ct_all.cell_output(cell->type, it.first)) if (!ct_all.cell_known(cell->type) || ct_all.cell_input(cell->type, it.first))
for (auto bit : sigmap(it.second)) for (auto bit : sigmap(it.second))
bits.insert(bit); bits.insert(bit);