mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

machxo2: Switch to LUT4 sim model which propagates less undefined/don't care values.

Browse source
This commit is contained in:
William D. Jones 2021-02-21 09:14:37 -05:00 • committed by Marcelina Kościelnicka
parent 353ace5034
commit ae07298a6b
2 changed files with 6 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/machxo2/mux.ys
View file

@ -35,6 +35,6 @@ proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-count 12 t:LUT4
select -assert-count 11 t:LUT4
select -assert-none t:LUT4 t:FACADE_IO %% t:* %D