mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 13:07:58 +00:00
Code Activity

Make modtools use SigSpecConstIterator instead of SigSpec::operator[] const

Browse source
This commit is contained in:
Robert O'Callahan 2025-10-09 02:02:28 +00:00
parent 44fd135b01
commit adf34bb08e
1 changed files with 12 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

19
kernel/modtools.h
View file

@ -83,19 +83,23 @@ struct ModIndex : public RTLIL::Monitor
void port_add(RTLIL::Cell *cell, RTLIL::IdString port, const RTLIL::SigSpec &sig)
{
for (int i = 0; i < GetSize(sig); i++) {
RTLIL::SigBit bit = sigmap(sig[i]);
int i = 0;
for (auto &sig_bit : sig) {
RTLIL::SigBit bit = sigmap(sig_bit);
if (bit.wire)
database[bit].ports.insert(PortInfo(cell, port, i));
++i;
}
}
void port_del(RTLIL::Cell *cell, RTLIL::IdString port, const RTLIL::SigSpec &sig)
{
for (int i = 0; i < GetSize(sig); i++) {
RTLIL::SigBit bit = sigmap(sig[i]);
int i = 0;
for (auto &sig_bit : sig) {
RTLIL::SigBit bit = sigmap(sig_bit);
if (bit.wire)
database[bit].ports.erase(PortInfo(cell, port, i));
++i;
}
}
@ -179,10 +183,11 @@ struct ModIndex : public RTLIL::Monitor
if (auto_reload_module)
return;
for (int i = 0; i < GetSize(sigsig.first); i++)
RTLIL::SigSpecConstIterator second_it = sigsig.second.begin();
for (auto &first_bit : sigsig.first)
{
RTLIL::SigBit lhs = sigmap(sigsig.first[i]);
RTLIL::SigBit rhs = sigmap(sigsig.second[i]);
RTLIL::SigBit lhs = sigmap(first_bit);
RTLIL::SigBit rhs = sigmap(*second_it++);
bool has_lhs = database.count(lhs) != 0;
bool has_rhs = database.count(rhs) != 0;