mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Fixed techmap processes error msg

Browse source
This commit is contained in:
Clifford Wolf 2015-07-18 12:16:27 +02:00
parent 54588a276a
commit ad919ae4e3
1 changed files with 3 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
passes/techmap/techmap.cc
View file

@ -159,9 +159,10 @@ struct TechmapWorker
void techmap_module_worker(RTLIL::Design *design, RTLIL::Module *module, RTLIL::Cell *cell, RTLIL::Module *tpl) void techmap_module_worker(RTLIL::Design *design, RTLIL::Module *module, RTLIL::Cell *cell, RTLIL::Module *tpl)
{ {
if (tpl->processes.size() != 0) { if (tpl->processes.size() != 0) {
log("Technology map yielded processes:\n"); log("Technology map yielded processes:");
for (auto &it : tpl->processes) for (auto &it : tpl->processes)
log(" %s",RTLIL::id2cstr(it.first)); log(" %s",RTLIL::id2cstr(it.first));
log("\n");
if (autoproc_mode) { if (autoproc_mode) {
Pass::call_on_module(tpl->design, tpl, "proc"); Pass::call_on_module(tpl->design, tpl, "proc");
log_assert(GetSize(tpl->processes) == 0); log_assert(GetSize(tpl->processes) == 0);