mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

sim: Fix handling of constant-connected cell inputs at startup

Browse source 
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
David Shah 2020-04-21 08:58:52 +01:00
parent c98cde8842
commit abf81c7639
2 changed files with 18 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/sat/sim.cc
View file

@ -128,8 +128,12 @@ struct SimInstance
for (auto &port : cell->connections()) {
if (cell->input(port.first))
for (auto bit : sigmap(port.second))
for (auto bit : sigmap(port.second)) {
upd_cells[bit].insert(cell);
// Make sure cell inputs connected to constants are updated in the first cycle
if (bit.wire == nullptr)
dirty_bits.insert(bit);
}
}
if (cell->type.in(ID($dff))) {