mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

fix fsm test with proper clock enable polarity

Browse source
This commit is contained in:
Pepijn de Vos 2019-11-11 17:51:26 +01:00
parent ec3faa7b96
commit ab8c521030
2 changed files with 15 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

11
tests/arch/gowin/fsm.ys Normal file
View file

@ -0,0 +1,11 @@
read_verilog ../common/fsm.v
hierarchy -top fsm
proc
flatten
equiv_opt -run :prove -map +/gowin/cells_sim.v synth_gowin # equivalency check
miter -equiv -make_assert -flatten gold gate miter
sat -verify -show-all -dump_vcd x.vcd -prove-asserts -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter
#design -load postopt
#shell