mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

memory_map: Add -rom-only option.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2022-06-17 15:29:37 +02:00
parent c23139fd98
commit ab3a9325c3
1 changed files with 18 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

22
passes/memory/memory_map.cc
View file

@ -30,6 +30,7 @@ PRIVATE_NAMESPACE_BEGIN
struct MemoryMapWorker struct MemoryMapWorker
{ {
bool attr_icase = false; bool attr_icase = false;
bool rom_only = false;
dict<RTLIL::IdString, std::vector<RTLIL::Const>> attributes; dict<RTLIL::IdString, std::vector<RTLIL::Const>> attributes;
RTLIL::Design *design; RTLIL::Design *design;
@ -107,11 +108,8 @@ struct MemoryMapWorker
SigSpec init_data = mem.get_init_data(); SigSpec init_data = mem.get_init_data();
// delete unused memory cell if (!mem.wr_ports.empty() && rom_only)
if (mem.rd_ports.empty()) {
mem.remove();
return; return;
}
// check if attributes allow us to infer FFRAM for this memory // check if attributes allow us to infer FFRAM for this memory
for (const auto &attr : attributes) { for (const auto &attr : attributes) {
@ -143,6 +141,12 @@ struct MemoryMapWorker
} }
} }
// delete unused memory cell
if (mem.rd_ports.empty()) {
mem.remove();
return;
}
// all write ports must share the same clock // all write ports must share the same clock
RTLIL::SigSpec refclock; RTLIL::SigSpec refclock;
bool refclock_pol = false; bool refclock_pol = false;
@ -373,10 +377,14 @@ struct MemoryMapPass : public Pass {
log(" -iattr\n"); log(" -iattr\n");
log(" for -attr, ignore case of <value>.\n"); log(" for -attr, ignore case of <value>.\n");
log("\n"); log("\n");
log(" -rom-only\n");
log(" only perform conversion for ROMs (memories with no write ports).\n");
log("\n");
} }
void execute(std::vector<std::string> args, RTLIL::Design *design) override void execute(std::vector<std::string> args, RTLIL::Design *design) override
{ {
bool attr_icase = false; bool attr_icase = false;
bool rom_only = false;
dict<RTLIL::IdString, std::vector<RTLIL::Const>> attributes; dict<RTLIL::IdString, std::vector<RTLIL::Const>> attributes;
log_header(design, "Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n"); log_header(design, "Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n");
@ -413,6 +421,11 @@ struct MemoryMapPass : public Pass {
attr_icase = true; attr_icase = true;
continue; continue;
} }
if (args[argidx] == "-rom-only")
{
rom_only = true;
continue;
}
break; break;
} }
extra_args(args, argidx, design); extra_args(args, argidx, design);
@ -421,6 +434,7 @@ struct MemoryMapPass : public Pass {
MemoryMapWorker worker(design, mod); MemoryMapWorker worker(design, mod);
worker.attr_icase = attr_icase; worker.attr_icase = attr_icase;
worker.attributes = attributes; worker.attributes = attributes;
worker.rom_only = rom_only;
worker.run(); worker.run();
} }
} }