mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-01 07:40:42 +00:00
Code Activity

Use equiv_opt -nocells to ensure everything is ok since dffs retain their name

Browse source
This commit is contained in:
Akash Levy 2025-01-16 19:40:18 -08:00
parent 67a93dc76d
commit ab338b33cb
30 changed files with 201 additions and 201 deletions
Download patch file Download diff file Expand all files Collapse all files

12
tests/techmap/dfflegalize_sr.ys
View file

@ -9,12 +9,12 @@ endmodule
EOT
design -save orig
equiv_opt -assert -multiclock dfflegalize -cell $_SR_PP_ x
equiv_opt -assert -multiclock dfflegalize -cell $_DLATCH_PP0_ x
equiv_opt -assert -multiclock dfflegalize -cell $_DLATCH_PP1_ x
equiv_opt -assert -multiclock dfflegalize -cell $_DLATCHSR_PPP_ x
equiv_opt -assert -multiclock dfflegalize -cell $_DFFSR_PPP_ x
equiv_opt -assert -multiclock dfflegalize -cell $_DFFSRE_PPPP_ x
equiv_opt -nocells -assert -multiclock dfflegalize -cell $_SR_PP_ x
equiv_opt -nocells -assert -multiclock dfflegalize -cell $_DLATCH_PP0_ x
equiv_opt -nocells -assert -multiclock dfflegalize -cell $_DLATCH_PP1_ x
equiv_opt -nocells -assert -multiclock dfflegalize -cell $_DLATCHSR_PPP_ x
equiv_opt -nocells -assert -multiclock dfflegalize -cell $_DFFSR_PPP_ x
equiv_opt -nocells -assert -multiclock dfflegalize -cell $_DFFSRE_PPPP_ x
# Convert everything to SRs.