mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-02 00:00:44 +00:00
Code Activity

Use equiv_opt -nocells to ensure everything is ok since dffs retain their name

Browse source
This commit is contained in:
Akash Levy 2025-01-16 19:40:18 -08:00
parent 67a93dc76d
commit ab338b33cb
30 changed files with 201 additions and 201 deletions
Download patch file Download diff file Expand all files Collapse all files

22
tests/opt/opt_dff_sr.ys
View file

@ -22,7 +22,7 @@ EOT
design -save orig
equiv_opt -undef -assert -multiclock opt_dff
equiv_opt -nocells -undef -assert -multiclock opt_dff
design -load postopt
select -assert-count 1 t:$dffsr
@ -35,7 +35,7 @@ select -assert-none t:$sr
design -load orig
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 1 t:$dffsr
@ -50,7 +50,7 @@ select -assert-count 1 t:$sr r:WIDTH=4 %i
design -load orig
simplemap
equiv_opt -undef -assert -multiclock opt_dff
equiv_opt -nocells -undef -assert -multiclock opt_dff
design -load postopt
select -assert-count 1 t:$_DFF_PP0_
@ -64,7 +64,7 @@ select -assert-none t:$_DFF_PP0_ t:$_DFF_PP1_ t:$_DFFE_PN0P_ t:$_DFFE_PN1P_ t:$_
design -load orig
simplemap
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 1 t:$_DFF_PP0_
@ -109,7 +109,7 @@ EOT
design -save orig
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 0 t:$dffsr
select -assert-count 0 t:$dffsre
@ -149,7 +149,7 @@ EOT
design -save orig
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 1 t:$dffsr
select -assert-count 1 t:$dffsre
@ -163,7 +163,7 @@ select -assert-count 0 t:$dlatch
design -load orig
simplemap
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 0 t:$_DFFSR_*
select -assert-count 0 t:$_DFFSRE_*
@ -202,7 +202,7 @@ EOT
design -save orig
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 0 t:$dffsr
select -assert-count 0 t:$dffsre
@ -242,7 +242,7 @@ EOT
design -save orig
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 1 t:$dffsr
select -assert-count 1 t:$dffsre
@ -256,7 +256,7 @@ select -assert-count 0 t:$dlatch
design -load orig
simplemap
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 0 t:$_DFFSR_*
select -assert-count 0 t:$_DFFSRE_*
@ -294,7 +294,7 @@ EOT
design -save orig
equiv_opt -undef -assert -multiclock opt_dff -keepdc
equiv_opt -nocells -undef -assert -multiclock opt_dff -keepdc
design -load postopt
select -assert-count 0 t:$dffsr
select -assert-count 0 t:$dffsre