mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-27 17:59:26 +00:00
Code Activity

Add tests for macc and rom;

Browse source 
Test cases from
https://www.latticesemi.com/-/media/LatticeSemi/Documents/UserManuals/EI/iCEcube201701UserGuide.ashx?document_id=52071;
In both cases synthesized only LUTs and DFFs.
This commit is contained in:
SergeyDegtyar 2019-08-27 13:56:26 +03:00
parent c29380b381
commit aad9bad326
4 changed files with 55 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

15
tests/ice40/rom.v Normal file
View file

@ -0,0 +1,15 @@
module top(data, addr);
output [3:0] data;
input [4:0] addr;
always @(addr) begin
case (addr)
0 : data = 'h4;
1 : data = 'h9;
2 : data = 'h1;
15 : data = 'h8;
16 : data = 'h1;
17 : data = 'h0;
default : data = 'h0;
endcase
end
endmodule