mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-12 22:20:55 +00:00
Code Activity

Add tests for macc and rom;

Browse source 
Test cases from
https://www.latticesemi.com/-/media/LatticeSemi/Documents/UserManuals/EI/iCEcube201701UserGuide.ashx?document_id=52071;
In both cases synthesized only LUTs and DFFs.
This commit is contained in:
SergeyDegtyar 2019-08-27 13:56:26 +03:00
parent c29380b381
commit aad9bad326
4 changed files with 55 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
tests/ice40/macc.ys Normal file
View file

@ -0,0 +1,10 @@
read_verilog macc.v
proc
hierarchy -top top
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 -dsp # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 41 t:SB_LUT4
select -assert-count 6 t:SB_CARRY
select -assert-count 7 t:SB_DFFSR
select -assert-none t:SB_LUT4 t:SB_CARRY t:SB_DFFSR %% t:* %D