mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00
Code Activity

Added "dfflibmap -prepare" help

Browse source
This commit is contained in:
Clifford Wolf 2014-12-24 12:56:05 +01:00
parent 35f5aa300f
commit aad195b88c
1 changed files with 5 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
passes/techmap/dfflibmap.cc
View file

@ -457,7 +457,7 @@ struct DfflibmapPass : public Pass {
virtual void help() virtual void help()
{ {
log("\n"); log("\n");
log(" dfflibmap -liberty <file> [selection]\n"); log(" dfflibmap [-prepare] -liberty <file> [selection]\n");
log("\n"); log("\n");
log("Map internal flip-flop cells to the flip-flop cells in the technology\n"); log("Map internal flip-flop cells to the flip-flop cells in the technology\n");
log("library specified in the given liberty file.\n"); log("library specified in the given liberty file.\n");
@ -465,6 +465,10 @@ struct DfflibmapPass : public Pass {
log("This pass may add inverters as needed. Therefore it is recommended to\n"); log("This pass may add inverters as needed. Therefore it is recommended to\n");
log("first run this pass and then map the logic paths to the target technology.\n"); log("first run this pass and then map the logic paths to the target technology.\n");
log("\n"); log("\n");
log("When called with -prepare, this command will convert the internal FF cells\n");
log("to the internal cell types that best match the cells found in the given\n");
log("liberty file.\n");
log("\n");
} }
virtual void execute(std::vector<std::string> args, RTLIL::Design *design) virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{ {