mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-22 23:44:35 +00:00
Code Activity

analogdevices: remove cells_xtra

Browse source
This commit is contained in:
Lofty 2025-10-15 04:55:12 +01:00
parent d43f6f7274
commit aab52403f1
4 changed files with 0 additions and 34748 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/analogdevices/synth_analogdevices.cc
View file

@ -272,7 +272,6 @@ struct SynthAnalogDevicesPass : public ScriptPass
{
if (check_label("begin")) {
run(stringf("read_verilog -lib -specify %s +/analogdevices/cells_sim.v", tech_param));
run("read_verilog -lib +/analogdevices/cells_xtra.v");
run(stringf("hierarchy -check %s", top_opt.c_str()));
}