mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 10:55:51 +00:00
Added avail params to ilang format, check module params in 'hierarchy -check'
This commit is contained in:
parent
3655d7fea7
commit
aa72262330
4 changed files with 25 additions and 3 deletions
|
@ -934,10 +934,15 @@ static AstModule* process_module(AstNode *ast, bool defer)
|
|||
if (flag_lib) {
|
||||
std::vector<AstNode*> new_children;
|
||||
for (auto child : ast->children) {
|
||||
if (child->type == AST_WIRE && (child->is_input || child->is_output))
|
||||
if (child->type == AST_WIRE && (child->is_input || child->is_output)) {
|
||||
new_children.push_back(child);
|
||||
else
|
||||
} else if (child->type == AST_PARAMETER) {
|
||||
child->delete_children();
|
||||
child->children.push_back(AstNode::mkconst_int(0, false, 0));
|
||||
new_children.push_back(child);
|
||||
} else {
|
||||
delete child;
|
||||
}
|
||||
}
|
||||
ast->children.swap(new_children);
|
||||
ast->attributes["\\blackbox"] = AstNode::mkconst_int(1, false);
|
||||
|
|
|
@ -112,7 +112,13 @@ module_body:
|
|||
/* empty */;
|
||||
|
||||
module_stmt:
|
||||
attr_stmt | wire_stmt | memory_stmt | cell_stmt | proc_stmt | conn_stmt;
|
||||
param_stmt | attr_stmt | wire_stmt | memory_stmt | cell_stmt | proc_stmt | conn_stmt;
|
||||
|
||||
param_stmt:
|
||||
TOK_PARAMETER TOK_ID EOL {
|
||||
current_module->avail_parameters.insert($2);
|
||||
free($2);
|
||||
};
|
||||
|
||||
attr_stmt:
|
||||
TOK_ATTRIBUTE TOK_ID constant EOL {
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue