mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Docs: fix scripting_intro.rst images

Browse source
This commit is contained in:
Krystine Sherwin 2024-01-16 13:23:30 +13:00
parent 5a4c2e5c79
commit aa652f9634
No known key found for this signature in database
1 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
docs/source/getting_started/scripting_intro.rst
View file

@ -138,20 +138,20 @@ different stages of the yosys tool flow.
.. role:: yoscrypt(code) .. role:: yoscrypt(code)
:language: yoscrypt :language: yoscrypt
.. figure:: /_images/code_examples/show/example_00.* .. figure:: /_images/code_examples/show/example_first.*
:class: width-helper :class: width-helper
``example_00`` - shown after :yoscrypt:`read_verilog example.v` ``example_first`` - shown after :yoscrypt:`read_verilog example.v`
.. figure:: /_images/code_examples/show/example_01.* .. figure:: /_images/code_examples/show/example_second.*
:class: width-helper :class: width-helper
``example_01`` - shown after :yoscrypt:`proc` ``example_second`` - shown after :yoscrypt:`proc`
.. figure:: /_images/code_examples/show/example_02.* .. figure:: /_images/code_examples/show/example_third.*
:class: width-helper :class: width-helper
``example_02`` - shown after :yoscrypt:`opt` ``example_third`` - shown after :yoscrypt:`opt`
A circuit diagram is generated for the design in its current state. Various A circuit diagram is generated for the design in its current state. Various
options can be used to change the appearance of the circuit diagram, set the options can be used to change the appearance of the circuit diagram, set the