mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Merge pull request #1927 from YosysHQ/eddie/design_remove_assert

Browse source 
kernel: Design::remove(RTLIL::Module *) to check refcount_modules_
This commit is contained in:
Eddie Hung 2020-04-16 08:06:12 -07:00 • committed by GitHub
commit aa552cefa3
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/design.cc
View file

@ -340,7 +340,7 @@ struct DesignPass : public Pass {
if (reset_mode || !load_name.empty() || push_mode || pop_mode)
{
for (auto mod : design->modules())
for (auto mod : design->modules().to_vector())
design->remove(mod);
design->selection_stack.clear();