mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
Code Activity

Resolve TODO with pin assignments for SRL*

Browse source
This commit is contained in:
Eddie Hung 2019-09-04 15:47:36 -07:00
parent ba629e6a28
commit aa1491add3
1 changed files with 2 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
techlibs/xilinx/abc_map.v
View file

@ -101,8 +101,7 @@ module SRL16E (
.Q(\$Q ), .Q(\$Q ),
.A0(A0), .A1(A1), .A2(A2), .A3(A3), .CE(CE), .CLK(CLK), .D(D) .A0(A0), .A1(A1), .A2(A2), .A3(A3), .CE(CE), .CLK(CLK), .D(D)
); );
// TODO: Check if SRL uses fast inputs or slow inputs \$__ABC_LUT6 q (.A(\$Q ), .S({1'b1, A0, A1, A2, A3, 1'b1}), .Y(Q));
\$__ABC_LUT6 q (.A(\$Q ), .S({A0, A1, A2, A3, 1'b0, 1'b0}), .Y(Q));
endmodule endmodule
module SRLC32E ( module SRLC32E (
@ -120,6 +119,5 @@ module SRLC32E (
.Q(\$Q ), .Q31(Q31), .Q(\$Q ), .Q31(Q31),
.A(A), .CE(CE), .CLK(CLK), .D(D) .A(A), .CE(CE), .CLK(CLK), .D(D)
); );
// TODO: Check if SRL uses fast inputs or slow inputs \$__ABC_LUT6 q (.A(\$Q ), .S({1'b1, A}), .Y(Q));
\$__ABC_LUT6 q (.A(\$Q ), .S({A, 1'b0}), .Y(Q));
endmodule endmodule