mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-31 08:23:19 +00:00
Code Activity

manual: document $meminit cell and memory_* passes.

Browse source
This commit is contained in:
whitequark 2018-12-20 04:37:28 +00:00
parent 3b4290a1b8
commit a9ff81dd82
2 changed files with 23 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

4
manual/CHAPTER_Overview.tex
View file

@ -428,8 +428,8 @@ memory object has the following properties:
All read accesses to the memory are transformed to {\tt \$memrd} cells and all write accesses to
{\tt \$memwr} cells by the language frontend. These cells consist of independent read- and write-ports
to the memory. The \B{MEMID} parameter on these cells is used to link them together and to the
RTLIL::Memory object they belong to.
to the memory. Memory initialization is transformed to {\tt \$meminit} cells by the language frontend.
The \B{MEMID} parameter on these cells is used to link them together and to the RTLIL::Memory object they belong to.
The rationale behind using separate cells for the individual ports versus
creating a large multiport memory cell right in the language frontend is that